logo
 
 Main Menu
 Tutorials
 Forum
 Themes

(6 themes)
 Who's Online
6 user(s) are online

Members: 0
Guests: 6

more...
 Top Posters
1
jgrad
298
2
ebrunvand
64
3 svchw 47
4
jbakos
36
5 ucgrad 35
6
jamesstine
33
7
ekalenda
33
8 pepet 25
9 reneezl 21
10 ashkan2000 20
 Welcome!

Welcome to chiptalk.org!

This is a community site to exchange ideas, discuss problems, and post tutorials about IC design and EDA design tools. This site is non-commercial and is maintained by Johannes Grad and James E. Stine. Originally started by Johannes Grad as a Ph.D. student and expanded by both Johannes and James along with others to create a community of users. Johannes has now graduated with his Ph.D. and is working in the EDA industry while James is still committed to his students, pursung cutting-edge research into VLSI computer architectures, and helping others within this industry.

We apologize for recent downtime due to some PHP errors. We hope that its up and running again with continuing success. Also, we hope to have many new enhancements released very soon. Comments and suggestions are highly welcomed!

This site is also the support page for the OSU Design Flows for MOSIS SCMOS and FreePDK 45nm Variation-Aware Technology. Also, check out the new Wiki. In the coming months we may move many of the tutorials to the Wiki to allow users to contribuite back within the tutorials.

Have a question? Want to chat? Post it in the Forum!
Have something to announce? Something cool on the web? Post it in News!
Want to share knowledge? Post an article in the Tutorials!
Want to promote your site? Found a cool site? Add a link in Web Links!
Want to share a file? Add an entry to the Downloads!
Have some time to kill? Read today's Comics!

For an introduction, please visit the Getting Started Guide.

Sometimes creating an user account doesn't work right. If that happens, please email jgrad@chiptalk.org or james.stine@okstate.edu to have an account created.

 Recent Replied Topics
Forum Topic Replies Views Last Post
NCSU CDK NCSU CDK 1.6.0.beta for Virtuoso 6.1 6 4974 8/29 7:26:19
vanduongbk 
NCSU CDK NCSU CDK 1.6beta, IC v6.1.4, and Spectre simulation with ADE? 2 349 7/16 9:52:32
ebrunvand 
NCSU CDK ami06 wire bond pads 0 923 5/12 8:31:36
sambhav08 
Cadence cadence Encounter RTL Compiler and Encounter test 0 1094 4/15 23:17:07
jeannyguo 
Cadence spice netlist from verilog code 0 1265 4/10 20:52:19
geo13 
Synopsys Astro - Adding labels to I/O pins in final layout (solved) 0 1072 4/5 12:38:02
jnestor 
NCSU CDK Exporting with Virtuoso 6.1.1 and ncsu...1.6.0 PROBLEM 2 1445 4/2 5:33:53
vaibhavgar 
NCSU CDK Cannot find Direct Plot-> Main form option Cadence 6.1.3.1 1 1427 3/15 14:18:21
vaibhavgar 
Cadence Parasitic capacitances in BSIM Model 0 1293 3/2 11:50:18
MohEllayal 
Magic Magic and FreePDK 45nm 0 1323 2/9 9:27:20
Leandro 
NCSU CDK Cannot extract netlist from schematic or layout in Cadence 6.1 0 1305 1/27 18:38:13
kochungt 
NCSU CDK Layout XL issue 0 1286 2009/12/7 3:28
icman 
Cadence Static, Dynamic, Leakage power in SoC Encounter 1 1885 2009/11/12 12:19
mstarilov 
Cadence Combining analog and digital blocks in Cadence Encounter 1 2683 2009/11/12 12:16
mstarilov 
Cadence Calculating Propagation delays in SOC Encounter 1 3136 2009/11/12 12:13
mstarilov 
 Recent News
 Login
Username:

Password:

Remember me

Secure Login
Lost Password?

Register now!

 Search

Advanced Search

 Polls

 Headlines

EETimes News

Yahoo Semiconductor News
Yahoo! News

EDA Cafe Industry News

CAD Wire EDA News
CADwire.net


Powered by XOOPS 2.0 © 2001-2003 The XOOPS Project