logo
 
 Main Menu
 Tutorials
 Forum
 Themes

(6 themes)
 Who's Online
5 user(s) are online

Members: 0
Guests: 5

more...
 Top Posters
1
jgrad
303
2
ebrunvand
61
3 svchw 47
4 ucgrad 35
5
jbakos
34
6
ekalenda
33
7
jamesstine
32
8 pepet 25
9 reneezl 21
10 ashkan2000 20
 Welcome!

Welcome to chiptalk.org!

This is a community site to exchange ideas, discuss problems, and post tutorials about IC design and EDA design tools. This site is non-commercial and is maintained by Johannes Grad and James E. Stine. Originally started by Johannes Grad as a Ph.D. student and expanded by both Johannes and James along with others to create a community of users. Johannes has now graduated with his Ph.D. and is working in the EDA industry while James is still committed to his students, pursung cutting-edge research into VLSI computer architectures, and helping others within this industry.

We apologize for recent downtime due to some PHP errors. We hope that its up and running again with continuing success. Also, we hope to have many new enhancements released very soon. Comments and suggestions are highly welcomed!

This site is also the support page for the OSU Design Flows for MOSIS SCMOS and FreePDK 45nm Variation-Aware Technology. Also, check out the new Wiki. In the coming months we may move many of the tutorials to the Wiki to allow users to contribuite back within the tutorials.

Have a question? Want to chat? Post it in the Forum!
Have something to announce? Something cool on the web? Post it in News!
Want to share knowledge? Post an article in the Tutorials!
Want to promote your site? Found a cool site? Add a link in Web Links!
Want to share a file? Add an entry to the Downloads!
Have some time to kill? Read today's Comics!

For an introduction, please visit the Getting Started Guide.

Sometimes creating an user account doesn't work right. If that happens, please email jgrad@chiptalk.org or james.stine@okstate.edu to have an account created.

 Recent Replied Topics
Forum Topic Replies Views Last Post
Cadence Error when importing GDS and CIF files using Cadence 0 21 7/1 14:45:34
rod_pro 
Cadence Cadence Verilog AMS Simulation 'GCC' Error 4 1587 6/30 17:29:55
tenchin 
Cadence Cadanece-MonteCarlo Aanlysis 0 126 6/9 13:47:29
Jeyavijaya 
Cadence Temporary simulation files of Signal Storm (ELC) 0 199 5/27 2:13:45
MohEllayal 
Cadence Allegro / Orcad libraries 0 352 5/8 6:34:53
sgho 
Cadence Cadence LIcensing 2 1779 2/1 21:37:55
skiptoo 
Cadence Odd SoC Encounter Issue 0 375 1/30 14:10:08
scjocke 
NCSU CDK cant find R/C and BJT models in 1.51 CDK 0 533 1/14 8:40:06
clintmeyer 
Cadence SoC Encounter implementation 0 657 1/10 3:43:22
Vale 
Cadence Simulated Extracted Layout Views 0 622 2008/12/29 17:47
McKinzey 
NCSU CDK Simulating Extracted Views 0 590 2008/12/29 17:43
McKinzey 
NCSU CDK NCSU DLE bug with IC 6.1.3 0 1166 2008/10/28 12:35
mguthaus 
Cadence Encounter crashes when adding power ring 0 1100 2008/10/18 5:34
xsaturn 
Cadence RTL Compiler optimizations 0 1066 2008/10/8 23:57
unijnction 
Cadence LEF reading error 1 1346 2008/10/8 1:55
gottlieb 
 Recent News
 Login
Username:

Password:

Remember me

Secure Login
Lost Password?

Register now!

 Search

Advanced Search

 Polls
How much are you concentrating on variation within your design?
A lot
Somewhat
Somewhere in the middle
Not a lot
Not at all

 Headlines

EETimes News
EE Times Semiconductor News

Yahoo Semiconductor News
Yahoo! News

EDA Cafe Industry News

CAD Wire EDA News
CADwire.net


Powered by XOOPS 2.0 © 2001-2003 The XOOPS Project