logo
 
 Main Menu
 Tutorials
 Forum
 Themes

(6 themes)
 Who's Online
8 user(s) are online

Members: 0
Guests: 8

more...
 Top Posters
1 pipbankh 5725
2 cecilbux 5438
3 janetbra 4221
4 ettatayl 3673
5 bartmccr 2941
6
jgrad
303
7 marianne 291
8 tobiashi 114
9
ebrunvand
61
10 svchw 47
 Welcome!

Welcome to chiptalk.org!

This is a community site to exchange ideas, discuss problems, and post tutorials about IC design and EDA design tools. This site is non-commercial and is maintained by Johannes Grad and James E. Stine. Originally started by Johannes Grad as a Ph.D. student and expanded by both Johannes and James along with others to create a community of users. Johannes has now graduated with his Ph.D. and is working in the EDA industry while James is still committed to his students, pursung cutting-edge research into VLSI computer architectures, and helping others within this industry.

We apologize for recent downtime due to some PHP errors. We hope that its up and running again with continuing success. Also, we hope to have many new enhancements released very soon. Comments and suggestions are highly welcomed!

This site is also the support page for the OSU Design Flows for MOSIS SCMOS and FreePDK 45nm Variation-Aware Technology. Also, check out the new Wiki. In the coming months we may move many of the tutorials to the Wiki to allow users to contribuite back within the tutorials.

Have a question? Want to chat? Post it in the Forum!
Have something to announce? Something cool on the web? Post it in News!
Want to share knowledge? Post an article in the Tutorials!
Want to promote your site? Found a cool site? Add a link in Web Links!
Want to share a file? Add an entry to the Downloads!
Have some time to kill? Read today's Comics!

For an introduction, please visit the Getting Started Guide.

Sometimes creating an user account doesn't work right. If that happens, please email jgrad@chiptalk.org or james.stine@okstate.edu to have an account created.

 Recent Replied Topics
Forum Topic Replies Views Last Post
NCSU CDK Cannot find Direct Plot-> Main form option Cadence 6.1.3.1 0 28 3/11 8:58:31
vaibhavgar 
Cadence Parasitic capacitances in BSIM Model 0 95 3/2 11:50:18
MohEllayal 
Magic Magic and FreePDK 45nm 0 169 2/9 9:27:20
Leandro 
NCSU CDK Cannot extract netlist from schematic or layout in Cadence 6.1 0 242 1/27 18:38:13
kochungt 
NCSU CDK Layout XL issue 0 504 2009/12/7 3:28
icman 
Cadence Static, Dynamic, Leakage power in SoC Encounter 1 864 2009/11/12 12:19
mstarilov 
Cadence Combining analog and digital blocks in Cadence Encounter 1 1818 2009/11/12 12:16
mstarilov 
Cadence Calculating Propagation delays in SOC Encounter 1 1983 2009/11/12 12:13
mstarilov 
Cadence RTL Compiler optimizations 1 2100 2009/11/12 12:11
mstarilov 
Cadence SoC Encounter implementation 1 2150 2009/11/12 12:05
mstarilov 
Cadence License issues 2 1493 2009/9/23 7:02
jbakos 
NCSU CDK IC6.1.3 incompatibility with ADE GXL 1 985 2009/9/17 20:36
asd1815 
NCSU CDK ncsu cdk 1.3 0 999 2009/9/11 11:21
rod_pro 
Cadence Error when importing GDS and CIF files using Cadence 1 1487 2009/9/8 22:10
rod_pro 
Commercial PDK Names of layers in IBM PDK 9FLP M1 gd, vd, os, ls, pn, ll... 0 905 2009/8/6 13:03
mmajzoobi 
 Recent News
 Login
Username:

Password:

Remember me

Secure Login
Lost Password?

Register now!

 Search

Advanced Search

 Polls
How much are you concentrating on variation within your design?
A lot
Somewhat
Somewhere in the middle
Not a lot
Not at all

 Headlines

EETimes News
EE Times Semiconductor News

Yahoo Semiconductor News
Yahoo! News

EDA Cafe Industry News

CAD Wire EDA News
CADwire.net


Powered by XOOPS 2.0 © 2001-2003 The XOOPS Project