logo
 
 Main Menu
 Tutorials
 Forum
 Themes

(6 themes)
 Who's Online
8 user(s) are online

Members: 0
Guests: 8

more...
 Top Posters
1
jgrad
298
2
ebrunvand
64
3 svchw 47
4
jbakos
36
5 ucgrad 35
6
jamesstine
33
7
ekalenda
33
8 pepet 25
9 reneezl 21
10 ashkan2000 20
 Welcome!

Welcome to chiptalk.org!

This is a community site to exchange ideas, discuss problems, and post tutorials about IC design and EDA design tools. This site is non-commercial and is maintained by Johannes Grad and James E. Stine. Originally started by Johannes Grad as a Ph.D. student and expanded by both Johannes and James along with others to create a community of users. Johannes has now graduated with his Ph.D. and is working in the EDA industry while James is still committed to his students, pursung cutting-edge research into VLSI computer architectures, and helping others within this industry.

We apologize for recent downtime due to some PHP errors. We hope that its up and running again with continuing success. Also, we hope to have many new enhancements released very soon. Comments and suggestions are highly welcomed!

This site is also the support page for the OSU Design Flows for MOSIS SCMOS and FreePDK 45nm Variation-Aware Technology. Also, check out the new Wiki. In the coming months we may move many of the tutorials to the Wiki to allow users to contribuite back within the tutorials.

Have a question? Want to chat? Post it in the Forum!
Have something to announce? Something cool on the web? Post it in News!
Want to share knowledge? Post an article in the Tutorials!
Want to promote your site? Found a cool site? Add a link in Web Links!
Want to share a file? Add an entry to the Downloads!
Have some time to kill? Read today's Comics!

For an introduction, please visit the Getting Started Guide.

Sometimes creating an user account doesn't work right. If that happens, please email jgrad@chiptalk.org or james.stine@okstate.edu to have an account created.

 Recent Replied Topics
Forum Topic Replies Views Last Post
Cadence Moncler V 2011 invernale a partire nuovi prima esposizione 0 716 2011/9/24 20:13
 
NCSU CDK VT Cell Library Synthesis 0 1471 2011/7/26 13:30
legolas 
NCSU CDK Trouble with DRC in NCSU CDK 1.6.0 beta 3 4156 2011/7/21 11:29
legolas 
Cadence DRC Failure in Cadence 1 1569 2011/7/20 22:30
legolas 
OSU Cell Library Cell library not working right? 1 2931 2011/7/15 9:32
mcjohnso 
NCSU CDK CDB2OA in Cadence for VT Cell Libraries 1 1251 2011/7/15 0:15
legolas 
Synopsys Scan Cells 0 1386 2011/7/13 8:48
sampham 
NCSU CDK NCSU CDK 1.6beta, IC v6.1.4, and Spectre simulation with ADE? 4 4945 2011/7/13 1:30
legolas 
Commercial PDK getting a FAB's PDK 1 1902 2011/7/5 15:50
Mashhood 
NCSU CDK NSCU CDK vs foundry PDK 1 1682 2011/6/23 7:03
wrdavis 
Cadence Scan chain in RTL Compiler 1 3219 2011/5/18 23:56
rat 
NCSU CDK NCSU CDK 1.6.0 p2m 0 2129 2011/5/12 2:12
stimm 
Meet And Greet Hello 1 1870 2011/4/27 5:34
SteveWolly 
Cadence Encounter abnormal termination. 2 2398 2011/4/21 2:58
Nirsmith 
Synopsys Creating/Refering/Using Milkyway library 1 2196 2011/4/7 19:09
wisemonkey 
 Recent News
 Login
Username:

Password:

Remember me

Secure Login
Lost Password?

Register now!

 Search

Advanced Search

 Polls

 Headlines

EETimes News

Yahoo Semiconductor News
Yahoo! News

EDA Cafe Industry News


Powered by XOOPS 2.0 © 2001-2003 The XOOPS Project