|
| Select Section |
| Other Articles |
Now showing 1 - 3 of 3 articles
|
Author: Nick Iliev (Hits 4515)
Describes the flow steps of SAIF based dynamic power analysis using Synopsys DesignPower.
Files: 0 Comments: 539
|
|
|
Author: J. Grad (Hits 5628)
A tutorial for simulation and power analysis in Synopsys Nanosim. This tool replaces both PowerMill and TimeMill. It fits into a custom digital flow, or for full-chip simulation before tape-out.
Files: 0 Comments: 535
|
|
|
Author: J. Grad (Hits 4179)
Pathmill is a static timing analysis tool for custom digital flows, e.g. using domino logic. This brief tutorial analyzes an example netlist and discusses the result.
Files: 0 Comments: 558
|
|
[ Return | Return To Main Index ]
